CS604 Assignment 3 Solution
#1
CS604 Operating System
Assignment 3 Solution
Semester: Spring 2017



Question No. 1 (05 marks):

There is a system with 16 tape drives and four processes. To follow the deadlock avoidance algorithm creates a Safe Sequence of the following processes by calculating the available tape drives.
Initial Available tap drive = 2

Solution:
Safe Sequence: P1, P3, P2, P0




Question No. 2 (05 marks):

Considering the following constraints, calculate the effective access time of finding a page table entry in the TLB. Write down the all calculating steps.
 
Tmem = 200 nsec
TTLB = 30 nsec
Hit ratio is 70%
Teffective = ?



Solution:

Formula for Teffective:

Teffective = Hit ratio(TTLB + Tmem) + miss ratio(TTLB + 2 * Tmem)Nanoseconds.

Question No. 3 (05 marks):

 

Suppose, Logical address space = 32 bits, Page size = 8k, Process address space = 4GB and Main memory RAM = 512 MB

 

Then calculate the following

 

•        Maximum pages in a process address space

•        Address bits p (page number) and d (offset)

•        No. of frames

•        Frame size |f|

•        Physical address



Solution:
  • Process Address Space / Page Size
  • d = log2 Page Size
  • p = Logical Address Space - d
  • No. of Frames = RAM / Page Size
  • |f| = log2 (No. of Frames)
  • Physical Address = |f| + d
#2
(07-25-2017, 10:29 AM)Pakistani Wrote: CS604 Operating System
Assignment 3 Solution
Semester: Spring 2017



Question No. 1 (05 marks):

There is a system with 16 tape drives and four processes. To follow the deadlock avoidance algorithm creates a Safe Sequence of the following processes by calculating the available tape drives.
Initial Available tap drive = 2

Solution:
Safe Sequence: P1, P3, P2, P0




Question No. 2 (05 marks):

Considering the following constraints, calculate the effective access time of finding a page table entry in the TLB. Write down the all calculating steps.
 
Tmem = 200 nsec
TTLB = 30 nsec
Hit ratio is 70%
Teffective = ?



Solution:

Formula for Teffective:

Teffective = Hit ratio(TTLB + Tmem) + miss ratio(TTLB + 2 * Tmem)Nanoseconds.

Question No. 3 (05 marks):

 

Suppose, Logical address space = 32 bits, Page size = 8k, Process address space = 4GB and Main memory RAM = 512 MB

 

Then calculate the following

 

•        Maximum pages in a process address space

•        Address bits p (page number) and d (offset)

•        No. of frames

•        Frame size |f|

•        Physical address



Solution:
  • Process Address Space / Page Size
  • d = log2 Page Size
  • p = Logical Address Space - d
  • No. of Frames = RAM / Page Size
  • |f| = log2 (No. of Frames)
  • Physical Address = |f| + d


Attached Files Thumbnail(s)
   
#3
Solution of cs604


Attached Files
.pdf   cs604 solution by Rubaisha.pdf (Size: 165.64 KB / Downloads: 10)
  


Possibly Related Threads...
Thread Author Replies Views Last Post
  CS604 GDB Idea Mishi Khan 0 94 02-10-2019, 01:54 AM
Last Post: Mishi Khan
  MTH102 Assignment 2 Solution Mishi Khan 0 180 02-04-2019, 07:20 PM
Last Post: Mishi Khan
  CS602 Assignment 2 Idea Solution Mishi Khan 1 230 02-02-2019, 03:29 PM
Last Post: ayeshanoor
  CS604 Assignment 2 Solution Mishi Khan 0 202 02-01-2019, 01:46 AM
Last Post: Mishi Khan
  CS614 Assignment 2 Idea Solution Mishi Khan 0 118 02-01-2019, 01:43 AM
Last Post: Mishi Khan
  CS608 Assignment 2 Solution Mishi Khan 0 95 02-01-2019, 01:41 AM
Last Post: Mishi Khan
  CS606 Assignment Solution Mishi Khan 0 70 01-31-2019, 10:54 PM
Last Post: Mishi Khan
  CS601 Assignment 2 Solution Mishi Khan 0 100 01-29-2019, 07:42 PM
Last Post: Mishi Khan
  CS604 MidTerm Past Paper Mishi Khan 0 249 12-22-2018, 08:23 PM
Last Post: Mishi Khan
  CS610 GDB Assignment Solution Fall 2018 Mishi Khan 0 136 12-13-2018, 11:58 PM
Last Post: Mishi Khan



Users browsing this thread:
1 Guest(s)