cs302 GDB fall 2019 solution required
#1
GDB Topic
Flip-flops are the sequential logic circuits which unlike the combinational circuits have the capability to store their previous state. Due to their storage ability, these flip-flops are used as the basic building blocks in the design of memory elements such as registers. To work as a memory unit, multiple flip-flops are connected together in a specific arrangement. Two of the most common flip-flop arrangements are Master-Slave Flip-flop Pairs and Pulse-Triggered Flip-flops.
If you want to design the memory unit for an embedded microprocessor, which of the two flip-flop arrangements would you chose in this situation to ensure high performance?
Give your opinion as brief and precise as possible.
#2
Smile 
(02-04-2019, 07:49 PM)Saam Wrote: GDB Topic
Flip-flops are the sequential logic circuits which unlike the combinational circuits have the capability to store their previous state. Due to their storage ability,these flip-flops are used as the basic building blocks in the design of memory elements such as registers. To work as a memory unit, multiple flip-flops are connected together in a specific arrangement. Two of the most common flip-flop arrangements are Master-Slave Flip-flop Pairs and Pulse-Triggered Flip-flops.
If you want to design the memory unit for an embedded microprocessor, which of the two flip-flop arrangements would you chose in this situation to ensure high performance?
Give your opinion as brief and precise as possible.

solution ????
#3
prince g solution e chahiye h....
#4
Solution Idea Not a Final Answer CS302
Pulse-triggered flip-flops are widely used in microprocessors in recent years due to their high performance. JK flip-flops are more powerful than D flip-flops. However, designs of pulse-triggered JK flip-flops are seldom mentioned. Generally, JK flip-flops are designed on the basis of D flip-flops, and have more power consumption and larger delay than D flipflops. An explicit-pulsed double-edge triggered JK flip-flop (ep-DET-JKFF) is proposed, which is designed directly based on the characteristics of JK flip-flops and pulse-triggered flip-flops directly. Simulation using HSPICE and a 0.18 ¿m technology shows that the proposed pulsed JK flip-flop has low power dissipation and small delay comparable to those of published pulsed D flip-flop, and has improvement of 11.4%~32.9% in transistor count, 44.1% in delay and 42.3%~55.9% in PDP (Product of Power and Delay), as compared to the pulsed JK flipflop based on pulsed D flip-flops.
  


Possibly Related Threads...
Thread Author Replies Views Last Post
  CS302 Assignment 2 Solution Spring 2018 Admin 1 3,989 01-31-2019, 11:26 AM
Last Post: Malikayesha
  CS302 Assignment Solution Mishi Khan 0 384 01-31-2019, 02:33 AM
Last Post: Mishi Khan
  CS302 Assignment No.1 (Fall 2018) Solution alimagsi 1 1,106 11-24-2018, 08:51 AM
Last Post: Admin
  cs302 ansh 1 3,572 07-12-2017, 10:24 AM
Last Post: Admin
  CS302 GDB Sara Jaben 2 2,179 07-12-2017, 10:12 AM
Last Post: Pakistani
  CS302 Assignment Solution Admin 8 5,354 11-15-2016, 05:28 PM
Last Post: Admin
  CS302 assignment #3 solution Rubaisha(Moody Girl) 0 1,605 08-08-2016, 10:11 AM
Last Post: Rubaisha(Moody Girl)
  CS302 GDB idea Solution Rubaisha(Moody Girl) 0 1,783 07-27-2016, 03:56 PM
Last Post: Rubaisha(Moody Girl)
  Cs302 idea solution Rubaisha(Moody Girl) 1 1,648 07-17-2016, 06:41 PM
Last Post: mehak doll
  Cs302 latest quizz #1 solved Rubaisha(Moody Girl) 0 1,131 05-26-2016, 12:39 PM
Last Post: Rubaisha(Moody Girl)



Users browsing this thread:
1 Guest(s)